This paper presents an integrated front-end for ISM/WLAN applications at 17.3 GHz in 0.13 fim standard CMOS. Thc front-end chip includes an inductive source-degenerated low noise amplifier (LNA), a transformer-based Gilbert-mixer, an intermediate frequency (IF) amplifier and a buffer for the local oscillator (LO) input. The integrated receiver front-end achieves a gain of 34.7 dB, a SSB noise figure of 6.6 dB, an input IP3 of -34.4 dBm and an input 1dB compression point of -39 dBm and consumes only 70 mW at a power supply voltage of 1.5 V.
Introduction
The trend in the world of the wireless communications is going up to research in faster and high-performance radio frequency (RF) circuits. Suh-micron CMOS is particularly attractive for its low power consumption and high degree of integration. An integrated CMOS chip which combines elementary RF building blocks, such as the RF LNA and a down-conversion mixer, is called the front-end for an R.F receiver. The front-end of a wireless receiver mast observe the standard for the sensitivity. The input noise of the front-end must be sufficiently low to enable it t o detect weak input signals. Also the gain of the receiver must be high enough to fulfill thc requirements of wide input dynamic range. The purpose of this work is to develop a high gain CMOS receiver front-end operatirig at frequencies above 5 GHz such as 17.1-17.3 GHz industrial, scientific and medical (ISM) band.
The lower frequency bands (c.g. 2.4 arid 5 GHz bands) are being extensively explored for various applications, there are several potentially significant advantages to operation at much higher frequency. One obvious advantage is the larger available bandwidth at high frequencies that is extremely important for wideband wireless communications [l] . The complete receive chain is fully differential and provides an IF-interface at a much more easy to handle frequency in the range of 3.5 GHz. Tlic LNA arid mixer toget,her determine thc performance of the front-end. For instance, although a large LNA gain is desirable, too large gain may overload the mixer and compromise dynamic range. On the other hand, the gain must he large enough t o overcome the fundamentally higher mixer noise. It is also preferable to connect the LNA in some simple way t o the mixer input, without a high power consumiug RF buffer circuit.
C i r c u i t Implementation

A . LNA Design
A fully differential common-source type LNA with oilchip inductive degeneration is chosen. LNA-design is one of the main challenges in the front-end design, since this circuit determines the total noise figure of a rccciv-er. The LNA corc in Fig. 2 consists of a cascoded; inductively degenerated comnion source input stage that converts the available power into a current. This topology allows reasonablc input matching with a low noise figure at a low power consumption. The inductive degeneration is eniployed at thc common sourcc node of the LNA to achieve a real valucd inpnt impedance. The LNA-output is loaded by an integrated LC-tank to improve the gain. In order to get a high quality factor in the LC-tank it is necessary to minimix the total capacitance and maximize the inductancc. Therefore the t.ota1 capacit.ance seen by the inductor in the circuit, is realized by the parasitic capacitance. Furthcrmore this tank provides a handpass filter at 17.3
GHz. Thc integrated series inductors at the input of the LNA improve the inpnt matching and the high-frcquency gain in a more robnst, way compared to external or bond wire matchings. Duc to thc high frequency of 17 GHz all inductors can nicely be integrated without significant arca penalty (see chip photograph 
B. M z e r Design
The amplified signal at the LN.4 output is downconverted to a intermediate frequency of 3.5 GHz for further amplification, filtering and rlet,ection. The downconversion mixer is an integral pa,rt of the R F front-end. In Fig. 3 was inserted hctween the input transconrluctauce stage and tlic switcliing pairs. Power supply is corinccted to the center taps of the transformer. This topology cffcctively douhles the voltage headroom availablc for the circuit design and euablcs tlic insertion of cascode t.ransistors to improve the linearity and to cont.ro1 t.hc currcnt in the mixer switching stage. To achieve thc highest coupling between the two stages the transformer should work in resosance. This was realized by inserting two NMOS-capacitaricics connected to the primary winding. Due this capacitancies the transfornier is tuned to the desired center frequency of 17.3
CHz. Further the mixer is loaded by an integrated LCtank at 3.5 GHz to enhance the gain and to provide second order bandpass filtering. In order to achieve the maximal inductance the inductor is realized as cross-coupled fully differcntail inductor which cxploits the coupling factor to increase the inductancc per chip area. The total capactiiiancc sccn by the tlic inductor in the circuit is realized with thc inherent capacitance of the inductor (inlier winding a,nd t o substrate) and the capacitance of the connected transist,ors (drain, gate). Also the parasitics bf the interconnections must be considered, especially b stages. Thc inductor of the tank circuit consists of a fully differential integrated 6.6 nH inductor. Fig. 4 shows the lumped doublc 7i-model of the used inductor.
62 fF 230 fF 133 fF Fig. 4 . Schematic of the 6.6 nH inductor.
Experimental Results
The front-end is realized in a standard 0.13 pm sixmetal-copper CMOS process of INFINEON [5] . Fig.   5 shows the chip photograph. The die area is 0.88mm *. The front-end is characterized using chip-onboard mount,ing. The measurement results, including the parasitics of the bondwires, are summarized in Table I . All measurements were performed at 1.5 V supply voltage and the total power consumption was 70 mW. The 1dB input compression point was measured for a LO input frequency of 13.95 GHz and a R F input frequency of 17.35 GHz. The singletone compression measurement result is presented in Fig. 6 . The 1 dB input compression point is -39 dBm. The tuwtone intermodulation measurement results are presented in Fig. 7 . The distance between the tones of 1 4 dBm. The voltage swing can be easily provided from an integrated VCO [6] . The measuremcnt shows that the maximum power gain of 34. Table I1 shows an overview of recently published integrated front-ends. This work in standard 0.13 pm CMOS features a similar performance as the circuit in IO@ GHzf r SiGe BiCMOS technology.
